Jump to main content
US EPA
United States Environmental Protection Agency
Search
Search
Main menu
Environmental Topics
Laws & Regulations
About EPA
Health & Environmental Research Online (HERO)
Contact Us
Print
Feedback
Export to File
Search:
This record has one attached file:
Add More Files
Attach File(s):
Display Name for File*:
Save
Citation
Tags
HERO ID
4839915
Reference Type
Journal Article
Title
2D Semiconductor FETs-Projections and Design for Sub-10 nm VLSI
Author(s)
Cao, Wei; Kang, J; Sarkar, D; Liu, Wei; Banerjee, K
Year
2015
Is Peer Reviewed?
Yes
Journal
I E E E Transactions on Electron Devices
ISSN:
0018-9383
Volume
62
Issue
11
Page Numbers
3459-3469
Language
English
DOI
10.1109/TED.2015.2443039
Web of Science Id
WOS:000364242000002
Abstract
Two-dimensional (2D) crystal semiconductors, such as the well-known molybdenum disulfide (MoS2), are witnessing an explosion in research activities due to their apparent potential for various electronic and optoelectronic applications. In this paper, dissipative quantum transport simulations using nonequilibrium Green's function formalism are performed to rigorously evaluate the scalability and performance of monolayer/multilayer 2D semiconductor-based FETs for sub-10 nm gate length very large-scale integration (VLSI) technologies. Device design considerations in terms of the choice of prospective 2D material/ structure/technology to fulfill sub-10 nm International Technology Roadmap for Semiconductors (ITRS) requirements are analyzed. First, it is found that MoS2 FETs can meet high-performance (HP) requirement up to 6.6 nm gate length using bilayer MoS2 as the channel material, while low-standby-power (LSTP) requirements present significant challenges for all sub10 nm gate lengths. Second, by studying the effects of underlap (UL) structures, scattering strength, and carrier effective mass, it is found that the high mobility and suitably low effective mass of tungsten diselenide (WSe2), aided by the UL, enable 2D FETs for both HP and LSTP applications at the smallest foreseeable (5.9 nm) gate length. Finally, possible solutions for sub-5 nm gate lengths, specifically anisotropic 2D semiconductor materials for HP and sub-kT/q switch (2D tunnel FET) for LSTP, are also proposed based on the effects of critical material parameters on the device performance.
Keywords
2D FET; 2D materials; 2D semiconductors; 2D tunnel-FET (TFET); anisotropic materials; black phosphorus; high-performance (HP); low-dimensional materials; low-power; molybdenum disulfide (MoS2); scaling; transition metal dichalcogenide (TMD); tungsten diselenide (WSe2); very large-scale integration (VLSI)
Tags
IRIS
•
Molybdenum
Litsearch 2018
WOS
Home
Learn about HERO
Using HERO
Search HERO
Projects in HERO
Risk Assessment
Transparency & Integrity